

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **2000201066 A**

(43) Date of publication of application: **18.07.00**

(51) Int. Cl.

**H03K 19/173**  
**H01L 21/82**

(21) Application number: **11327549**

(22) Date of filing: **17.11.99**

(30) Priority: **18.11.98 US 98 109417**  
**10.03.99 US 99 266235**

(71) Applicant: **ALTERA CORP**

(72) Inventor: **JEFFERSON DAVID E**  
**CAMERON MCCLINTOCK**  
**SCHLEICHER JAMES**  
**ANDY L LEE**  
**MEJIA MANUEL**  
**PEDERSEN BRUCE B**  
**LANE CHRISTOPHER F**  
**CLIFF RICHARD G**  
**SURINIBASU T REDI**

(54) **PROGRAMMABLE LOGIC DEVICE STRUCTURE** interconnection.

(57) Abstract:

**PROBLEM TO BE SOLVED:** To provide a large capacity programmable logic device structure capable of eliminating the need for any excessive amount of interconnection conductor resources on a device.

**SOLUTION:** In a programmable logic device 10, plural large areas 20 arranged in a second-dimensional array constituted of crossing lines and columns are provided on this device. Each large area 20 is provided with plural programmable logic areas 30 and a programmable memory area 40. Each logic area 30 is provided with plural small areas 50 constituted of programmable logics. Each large area 20 is provided with connected interconnection resources so that communication between the logics in the large area and the memory area 40 can be attained without using any huge inter-large area interconnection resources arranged on this device in the same way for relative local

COPYRIGHT: (C)2000,JPO

